±1 LSB INL; no missing codes. – Programmable throughput up to ksps. – 8 external inputs; programmable as single-ended or differential. Part Number: CF Manufacturer: Silicon Laboratories Description: Microcontrollers (MCU) M Kb 12ADC Download Data Sheet Docket. 2-cycle 16 x 16 MAC engine (CF/1/2/3 and. CF/1/2/3 Refer to the corresponding pages of the datasheet, as indicated in. Table , for a.
|Published (Last):||1 April 2017|
|PDF File Size:||19.79 Mb|
|ePub File Size:||5.1 Mb|
|Price:||Free* [*Free Regsitration Required]|
SILICON LABS CFGQR – PDF Datasheet – SILICON LABS In Stock |
Instruction Set in 1 or 2 System Clocks. Programmable Throughput up to ksps.
Up to 8 External Inputs; Programmable as Single. Data-Dependent Windowed Interrupt Generator.
External 64k Byte Data Memory Interface program. Provides breakpoints, single-stepping, watchpoints. Superior performance to emulation systems using.
ICE-chips, target pods, and sockets. Crystal, RC, C, or Clock. Global DC Electrical Characteristics Pinout and Package Definitions Analog Multiplexer and PGA ADC Modes of Operation ADC2 Modes of Operation Window Detector In Differential Mode Update Output Based on Timer Overflow Instruction and CPU Timing Interrupts and SFR Paging Integer and Fractional Math Operating in Multiply and Accumulate Mode Operating in Multiply Only Mode Missing Dtasheet Detector Reset External Oscillator Drive Circuit Powering on and Initializing the PLL Programming The Flash Memory Summary of Flash Security Options Cache and Prefetch Operation Cache and Prefetch Optimization Configuring the External Memory Interface Port Selection and Configuration Multiplexed and Non-multiplexed Selection Split Mode without Bank Select Split Mode with Bank Select Ports 0 through 3 datadheet the Priority Crossbar Decoder Dstasheet Pin Assignment and Allocation Configuring the Output Modes of the Port Pins Configuring Port Pins as Digital Inputs Configuring Port 1 Pins as Analog Inputs External Memory Interface Pin Assignments Crossbar Pin Assignment Example Ports 4 through 7 pin TQFP devices only Configuring Ports which are not Pinned Out Configuration of a Masked Address Frame and Transmission Error Detection Enhanced Baud Rate Generation Timer 0 and Timer Timer 2, Datashewt 3, and Timer Configuring Timer 2, datashee, and 4 to Count Down Software Timer Compare Mode High Speed Output Mode Register Descriptions for PCA On-Board Clock and Reset Typical Temperature Sensor Transfer Function Right Justified Differential Data.
Left Justified Single-Ended Data.
Left Justified Differential Data. Comparator Functional Block Diagram Comparator0 Mode Selection Register Comparator1 Mode Selection Register Program Space Bank Select Register Data Pointer Low Datahseet Data Pointer High Byte Extended Interrupt Enable Extended Interrupt Priority Integer Mode Data Representation Fractional Mode Data Representation Multiply and Accumulate Example Watchdog Timer Control Register Internal Oscillator Calibration Register Internal Oscillator Control Register System Clock Selection Register External Oscillator Control Register Branch Target Cache Data Flow Branch Target Cache Organiztion Cache Lock Control Register External Memory Interface Control External Memory Timing Control Priority Crossbar Decode Table Port0 Output Mode Register Port1 Input Mode Register Port1 Output Mode Register Port2 Output Mode Register Port3 Output Mode Register Port4 Output Mode Register Port5 Output Mode Register Port6 Output Mode Register Port7 Output Mode Register Typical Master Transmitter Sequence Typical Master Receiver Sequence Typical Slave Transmitter Sequence Typical Slave Receiver Sequence Multiple-Master Mode Connection Diagram Serial Port 1 Control C851f120 T0 Mode datasneet Block Diagram T0 Mode 2 Block Diagram T0 Mode 3 Block Diagram Timer 0 Low Byte Timer 1 Low Vatasheet Timer 0 High Byte