74LS76, 74LS76 Datasheet, 74LS76 pdf, buy 74LS76, 74LS76 Dual JK Flip-Flop . DUAL JK FLIP-FLOP WITH SET AND CLEAR The SN54 / 74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip- flops. or effectiveness. Page 5. This datasheet has been download from: Datasheets for electronics components.
|Published (Last):||3 June 2005|
|PDF File Size:||7.30 Mb|
|ePub File Size:||20.35 Mb|
|Price:||Free* [*Free Regsitration Required]|
Discussion in ‘ General Electronics Chat ‘ started by jagMar 2, Mar 2, 1. Feb 25, 71 0.
Hello Folks, I have a problem trying to simulate a simple sequential circuit in Orcad capture previously know as PSpice. Infact I have no problem with the circuit, I do have a problem with setting the JK flip-flop up. I am using the 74LS76 JK flip flop with preset and clearhad a look at the data sheet and the characteristic table implies that as long satasheet both preset and clear are taken high the should cause Q to be 0.
After that the flip flop should change on the falling edge of a clock pulse; however my output trace does not reflect the JK flip flop characteristics too well. My settings are as follows: Preset and clear both taken high, clock set to a frequency of 10 Hz 50ms low and 50ms high.
Mar 2, 2.
Jul 23, But before we get to that, I found some discrepancies that I need you to clear-up with me so I can help you. If your simulation has the J or K input changing at the same instant as the Clock is vatasheet to a Low, this is likely your problem. I would recommend that you read the linked datasheet very carefully, especially pages: I hope this helps.
You May Also Like: Quasistatic Cavity Resonance A new wireless power delivery system can safely transfer kilowatts of power to mobile devices within a room. Your name or email address: Do you already have 74s76a account? No, create an account now.
Yes, my password is: Quote of the day.